

### TA 6.6: 19GHz Monolithic Integrated Clock Recovery Using PLL and 0.3 $\mu$ m Gate-Length Quantum-Well HEMTs\*

Zhi-Gong Wang, Manfred Berroth, Jörg Seibel, Peter Hofmann, Axel Hülsmann, Klaus Köhler, Brian Raynor, Joachim Schneider

Fraunhofer-Institute for Applied Solid-State Physics, Freiburg, Germany

ICs for optical data links have been developed for bit rates between 10 and 20Gb/s [1]. The only exception was the clock recovery (CR) IC at these high bit rates. In fact, the IC realization of CR is generally accepted as the weak point of high-speed system integration [2]. While the bit rates of some ICs reach up to 40Gb/s, monolithic ICs for a full CR function are limited to 2.5 Gb/s [3, 4]. The monolithic IC described here, for CR with a PLL including a full-balanced VCO, is based on the IC reported in Reference 5. Clock frequencies up to 19GHz are recovered with the IC reported here.

The block diagram of the CR IC is shown in Figure 1. No off-chip components are required. A modified XOR-circuit introduced in Reference 5 is used here for three reasons: 1) it can be integrated monolithically, 2) it has a fully-balanced structure, and 3) it has a filtering function on the output side. A double-balanced multiplier with a capacitively-coupled current amplifier in the lower level (as in the modified XOR) is adopted for phase detector (PD) in the PLL. This circuit completely eliminates the influence of the dc components of both input signals. For the loop filter, the typical lead-lag active low-pass was utilized. To adjust loop performance, the circuit shown in Figure 2 is used for on-chip adjustable resistances. In the circuit the drain-to-source channel of the depletion HEMT (DF) is used as an adjustable resistor. The gate-to-source control voltage is provided by resistor RGS and the current ICR, controlled by the external voltage VCR. The opamp is composed of three stages of differential amplifiers, for which depletion HEMTs are used as active loads to increase gain.

As the key part of the PLL, a VCO circuit based on the circuit described in Reference 6 is used. An important feature of the VCO circuit is its fully-balanced structure. Thus, an ultra-high working frequency at lower noise level is obtained. It can be directly connected back to the PD.

The micrograph of the IC, including about 150 HEMTs, 20 resistors, 4 inductors, and 8 capacitors, is shown in Figure 3. The process used for the ICs in Reference 1 is used for IC fabrication. A detailed description of the process can be found in Reference 7. The gate length of the HEMTs is 0.3 $\mu$ m. The transit frequency  $f_T$  of the enhancement HEMT is typically 50GHz. For capacitors, both the interdigital and the MIM-structure can be used. Air bridges and high-Q inductors are constructed through the second interconnect metal.

About 30 chips distributed over two 2-inch wafers were measured on wafer using 50 $\Omega$  coplanar test probes. The measured results and other chip data are summarized in the Table 1.

Figure 4 shows a spectrum of a free-running VCO at the center frequency of about 19 GHz. The spectral line width here is less than 1MHz. The ratio of the center frequency to the spectral line width is about 19k, and the phase noise estimated from the spectrum is about -85dBc/Hz at an offset of 1MHz. Figure 5 shows the spectrum of the output signal of a locked VCO. In

this case the -3dB spectral line width is reduced to about 50kHz, the level of the input signal. Figure 6 shows the measured eye diagrams of the input data and the recovered clock signal. Due to the pattern generator used, the 9.3Gb/s bit rate of the input data is at one half the desired data rate. In this case the LC loop on the drain side of the XOR is tuned to the second harmonic of the detected clock signal. Even under such unfavorable conditions, the clock signal is still well recovered. Running at full bit rate, the quality of the clock signal is expected to improve. This is the first reported monolithic CR IC with working frequency greater than 10GHz. With minor parameter modifications, the CR circuit can be implemented in the future SDH/SONET systems at bit rates about 20Gb/s (8xSTM-16).

#### Acknowledgments

The authors are grateful to H.S. Rupprecht for directing and continuous encouragement and to T. Jakobus for expert technology management.

\*This research was funded in the III/V-Electronics project by the German Federal Ministry of Research and Technology.

#### References

- [1] Berroth, M., et al, "10-20 Gbit/s GaAs/AlGaAs HEMT ICs for High Speed Data Links," Tech. Dig. IEEE GaAs IC Symp., pp. 291-294, 1992.
- [2] Buchwald, A. W., et al, "A 6 GHz Integrated Phase-Locked Loop Using AlGaAs/GaAs Heterojunction Bipolar Transistors," IEEE J. SSC, Vol. SC-27, pp. 1752-1762, 1992.
- [3] Felder, A., et al, "25 to 40 Gb/s Si IC in Selective Epitaxial Bipolar Technology," ISSCC Digest of Technical Papers, pp. 156-157, Feb., 1993.
- [4] Ransjin, H., et al, "A 2.5 Gb/s GaAs Clock and Data Regenerator IC," Tech. Dig. 1990 IEEE GaAs IC Symp., pp. 57-60.
- [5] Wang, Z.-G., et al, "7.5 Gb/s Monolithically Integrated Clock Recovery Using PLL and 0.3 $\mu$ m Gate Length Quantum Well HEMTs," Proc. of ESSCIRC'93, Sevilla/Spain, pp. 222-224, Sept., 1993.
- [6] Wang, Z., "Multigigahertz Varactorless Si Bipolar VCO IC," Electron. Lett. 1992, Vol. 28, pp. 548-549.
- [7] Koehler, K., et al, "Advanced High Electron Concentration GaAs/AlxGa1-xAs Pulse-doped Double Hetero-Structure for Device Application," Inst. of Phys. Conf. Ser. 112, IOP Publ. 1990, pp. 521-526.

VCO max. oscillating frequency	19GHz
Mean center frequency, $f_0$ (30 chips, $V_{cm}=0$ )	18.35GHz
$\sigma_{f_0}$ (standard deviation of $f_0$ ) of 30 chips	0.35GHz
$\Delta f$ at $f_0$ by control of $V_{cm}$ (0 to -2V)	1.5GHz
$\Delta f$ at $f_0$ by control of $V_{co}$ (-1 to -2V)	0.65GHz
$\Delta f$ at $f_0$ by supply voltage change of $\pm 0.1V$	12MHz
Spectral line widths of free-running VCO	<3MHz
Measured hold-in range of one PLL	180MHz
Measured lock-in range of same PLL	150MHz
Supply voltage	-5V
Supply current	<70mA
Chip area	1.5x1mm <sup>2</sup>

Table 1: Parameters




Figure 1: Block diagram of IC for high-speed clock-recovery with PLL.




Figure 2: On-chip variable-resistance circuit.  
Figure 3: See page 320.




Figure 5: Near-carrier spectrum of locked VCO.




Figure 4: Near-carrier spectrum of free-running VCO.




Figure 6: Eye diagram of a 19 GHz clock-recovery IC; input data (top), recovered clock (bottom).