Bitte benutzen Sie diese Kennung, um auf die Ressource zu verweisen:
http://dx.doi.org/10.18419/opus-7949
Langanzeige der Metadaten
DC Element | Wert | Sprache |
---|---|---|
dc.contributor.author | Kunzmann, Arno | de |
dc.contributor.author | Wunderlich, Hans-Joachim | de |
dc.date.accessioned | 2012-05-04 | de |
dc.date.accessioned | 2016-03-31T11:44:43Z | - |
dc.date.available | 2012-05-04 | de |
dc.date.available | 2016-03-31T11:44:43Z | - |
dc.date.issued | 1985 | de |
dc.identifier.other | 370183924 | de |
dc.identifier.uri | http://nbn-resolving.de/urn:nbn:de:bsz:93-opus-73553 | de |
dc.identifier.uri | http://elib.uni-stuttgart.de/handle/11682/7966 | - |
dc.identifier.uri | http://dx.doi.org/10.18419/opus-7949 | - |
dc.description.abstract | This paper describes the integration of a new tool for testability measurement and improvement into a design system for integrated circuits. The involved design system, CADDY (Carlsruhe Digital Design System), uses a functional description of a circuit written in a PASCAL like language and synthesizes a list of nets and real logical components. In this resulting structure all storing elements are configured as a scan path automatically. Therefore testability analysis and test generation may be restricted to pure combinational networks. This is done by the software tool PROTEST (Probabilistic Testability Analysis). PROTEST determines the testability of a combinational circuit by random patterns, it computes the test length necessary to reach a given fault coverage with an also given confidence, and it proposes modifications of the random pattern sets, which leads to decreasing test lengths. | en |
dc.language.iso | en | de |
dc.rights | info:eu-repo/semantics/openAccess | de |
dc.subject.classification | Selbsttest , Prüfprogramm , Integrierte Schaltung | de |
dc.subject.ddc | 621.3 | de |
dc.title | Design automation of random testable circuits | en |
dc.type | conferenceObject | de |
ubs.fakultaet | Fakultätsübergreifend / Sonstige Einrichtung | de |
ubs.institut | Sonstige Einrichtung | de |
ubs.opusid | 7355 | de |
ubs.publikation.source | Winner, Lewis (Hrsg.): Digest of technical papers / 1985 IEEE International Solid-State Circuits Conference. Coral Gables, Fla. : Winner, 1985, S. 277-285 | de |
ubs.publikation.typ | Konferenzbeitrag | de |
Enthalten in den Sammlungen: | 15 Fakultätsübergreifend / Sonstige Einrichtung |
Dateien zu dieser Ressource:
Datei | Beschreibung | Größe | Format | |
---|---|---|---|---|
wun49.pdf | 1,86 MB | Adobe PDF | Öffnen/Anzeigen |
Alle Ressourcen in diesem Repositorium sind urheberrechtlich geschützt.