Please use this identifier to cite or link to this item: http://dx.doi.org/10.18419/opus-7898
Authors: Eschermann, Bernhard
Wunderlich, Hans-Joachim
Title: Optimized synthesis techniques for testable sequential circuits
Issue Date: 1992
metadata.ubs.publikation.typ: Zeitschriftenartikel
metadata.ubs.publikation.source: IEEE transactions on computer-aided design 11 (1992), S. 301-312. URL http://dx.doi.org./10.1109/43.124417
URI: http://nbn-resolving.de/urn:nbn:de:bsz:93-opus-73027
http://elib.uni-stuttgart.de/handle/11682/7915
http://dx.doi.org/10.18419/opus-7898
Abstract: The authors describe a synthesis approach that maps a behavioral finite state machine (FSM) description into a testable gate-level structure. The term testable, besides implying the existence of tests, also means that the application of test patterns is facilitated. Depending on the test strategy, the state registers of the FSM are modified, e.g. as scan path or self-test registers. The additional functionality of these state registers is utilized in system mode by interpreting them as smart state registers, capable of producing certain state transitions on their own. To make the best use of such registers, the authors propose a novel state encoding strategy based on an analytic formulation of the coding constraint satisfaction problem as a quadratic assignment problem. An additional minimization potential can be exploited by appropriately choosing the pattern generator for self-testable designs. Experimental results indicate that, compared with conventional design for testability approaches, significant savings are possible this way.
Appears in Collections:15 Fakultätsübergreifend / Sonstige Einrichtung

Files in This Item:
File Description SizeFormat 
wun13.pdf2,63 MBAdobe PDFView/Open


Items in OPUS are protected by copyright, with all rights reserved, unless otherwise indicated.