Maximizing the fault coverage in complex circuits by minimal number of signatures

dc.contributor.authorWunderlich, Hans-Joachimde
dc.contributor.authorStröle, Albrecht P.de
dc.date.accessioned2012-04-18de
dc.date.accessioned2016-03-31T11:44:36Z
dc.date.available2012-04-18de
dc.date.available2016-03-31T11:44:36Z
dc.date.issued1991de
dc.description.abstractMethods to minimize the number of evaluated signatures without reducing the fault coverage are presented. This is possible because the signatures can influence one another during the test execution. For a fixed test schedule a minimal subset of signatures can be selected, and for a predetermined minimal subset of signatures the test schedule can be constructed such that the fault coverage is maximum. Both approaches result in significant hardware savings when a self-test is implemented.en
dc.identifier.other369510283de
dc.identifier.urihttp://nbn-resolving.de/urn:nbn:de:bsz:93-opus-73115de
dc.identifier.urihttp://elib.uni-stuttgart.de/handle/11682/7925
dc.identifier.urihttp://dx.doi.org/10.18419/opus-7908
dc.language.isoende
dc.rightsinfo:eu-repo/semantics/openAccessde
dc.subject.classificationFehlererkennung , Selbsttest , Signaturanalysede
dc.subject.ddc621.3de
dc.titleMaximizing the fault coverage in complex circuits by minimal number of signaturesen
dc.typeconferenceObjectde
ubs.fakultaetFakultätsübergreifend / Sonstige Einrichtungde
ubs.institutSonstige Einrichtungde
ubs.opusid7311de
ubs.publikation.source1991 IEEE International Symposium on Circuits and Systems. Vol. 3 : Analog, circuits and neural networks. Piscataway, NJ : IEEE, 1991. - ISBN 0-7803-0050-5, S. 1881-1884de
ubs.publikation.typKonferenzbeitragde

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
wun19.pdf
Size:
1.12 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1021 B
Format:
Plain Text
Description: